

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO.  | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO.       | CONFIRMATION NO. |
|--|-------------|----------------------|---------------------------|------------------|
| 09/972,321   | 10/05/2001  | Kendell A. Chilton   | EMC01-19(01056)           | 5008             |
| 7590 01/30/2004  |             | EXAMINER             |                           |                  |
| David E. Huang, Esq. CHAPIN & HUANG, L.L.C. Westborough Office Park 1700 West Park Drive Westborough, MA 01581 |             |                      | FLEURANTIN, JEAN B        |                  |
|  |             |                      | ART UNIT'                 | PAPER NUMBER     |
|  |             |                      | 2172                      | - la             |
|  |             |                      | . DATE MAILED: 01/30/2004 | , 7              |

Please find below and/or attached an Office communication concerning this application or proceeding.

|  |   | <del>P</del> g   |   |
|--|---|--|---|
|  | Application No.   | Applicant(s)   |   |
| Office Antique Comments  | 09/972,321  | CHILTON, KENDELL A.  |   |
| Office Action Summary  | Examiner  | Art Unit   |   |
|  | Jean B Fleurantin   | 2172   | _ |
| The MAILING DATE of this communication ap<br>Period for Reply  | pears on the cover sheet with   | the correspondence address   |   |
| A SHORTENED STATUTORY PERIOD FOR REPI THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a report of the period for reply is specified above, the maximum statutory period.  - Failure to reply within the set or extended period for reply will, by statu.  - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).  Status  | .136(a). In no event, however, may a repoly within the statutory minimum of thirty I will apply and will expire SIX (6) MONTI   | ly be timely filed  (30) days will be considered timely.  HS from the mailing date of this communication.  NDONED (35 U.S.C. § 133).   |   |
| 1) Responsive to communication(s) filed on 05 (  | <u> October 2001</u> .  |  |   |
| 2a) ☐ This action is <b>FINAL</b> . 2b) ☑ This   | s action is non-final.  |  |   |
| 3) Since this application is in condition for allows<br>closed in accordance with the practice under   | ance except for formal matter<br>Ex parte Quayle, 1935 C.D.   | rs, prosecution as to the merits is<br>11, 453 O.G. 213.   |   |
| Disposition of Claims  |   |  |   |
| 4) Claim(s) 1-22 is/are pending in the application   | ո.  |  |   |
| 4a) Of the above claim(s) is/are withdra   | awn from consideration.   |  |   |
| 5) Claim(s) is/are allowed.  |   |  |   |
| 6)⊠ Claim(s) <u>1-22</u> is/are rejected.  | ·   |  |   |
| 7) Claim(s) is/are objected to.  |   |  |   |
| 8) Claim(s) are subject to restriction and/  | or election requirement.  |  |   |
| Application Papers   |   |  |   |
| 9)⊠ The specification is objected to by the Examin   |   | · ·  |   |
| 10)☐ The drawing(s) filed on is/are: a)☐ ac  | ·   |  |   |
| Applicant may not request that any objection to the  |   |  |   |
| Replacement drawing sheet(s) including the corre   |   |  |   |
| 11) The oath or declaration is objected to by the E  | xaminer. Note the attached  | Office Action of form PTO-152.   |   |
| Priority under 35 U.S.C. §§ 119 and 120  |   |  |   |
| 12) Acknowledgment is made of a claim for foreignal All b) Some * c) None of:  1. Certified copies of the priority documer  2. Certified copies of the priority documer  3. Copies of the certified copies of the priority application from the International Bureath * See the attached detailed Office action for a list since a specific reference was included in the first sentence of the priority documer  * See the attached detailed Office action for a list since a specific reference was included in the first sentence of the foreign language priority acknowledgment is made of a claim for domest reference was included in the first sentence of the Attachment(s) | nts have been received. Its have been received in Apporting documents have been reau (PCT Rule 17.2(a)). It of the certified copies not relatic priority under 35 U.S.C. § Its sentence of the specifical rovisional application has besitic priority under 35 U.S.C. § | plication No eceived in this National Stage eceived. 119(e) (to a provisional application) ion or in an Application Data Sheet. en received. § 120 and/or 121 since a specific |   |
| 1) Notice of References Cited (PTO-892)  |   | mmary (PTO-413) Paper No(s)  |   |
| 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)  | 5) Notice of Inf  | ormal Patent Application (PTO-152)   |   |

Art Unit: 2172

## **DETAILED ACTION**

1. This is in response to the application filed on October 05, 2001, in which claims 1-22 are presented for examination.

# Information Disclosure Statement

- 2. The information disclosure statement (IDS) file on 10/08/01 (Paper No. 2) complies with the provisions of M.P.E.P. 609. It has been placed in the application file. The information referred to therein has been considered as to merits. (See attached form).
- 3. The Miscellaneous filed on January 01, 2002 (Paper No. 3) has been entered.

# Drawings

4. The drawings filed on May 29, 2002 are approved by the Draftsperson under 37 CRF 1.84 or 1.152 as indicated in the "Notice of Draftsperson's Patent Drawing Review," PTO-948.

#### Specification

5. The abstract of the disclosure is objected to because TITLE of the invention should not be in the same page as the Abstract (page 32). Appropriate correction is required.

Art Unit: 2172

## Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-12, 14-19 and 21-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 5,884,098 issued to Mason, Jr. ("hereinafter Mason").

As per claim 1, Mason discloses "a memory board for a data storage system" (see col. 3, lines 44-46), comprising:

"an interface which is configured to couple to a bus of the data storage system" as a host I/O port configured for connecting to a host computer and a SCSI port interface configures to attach a plurality of disk, (see col. 3, lines 33-40; col. 5, lines 20-21), and column 7, lines 7-9;

"memory which is configured to store a doubly linked list data structure" as a LRU cache memory configures to store doubly linked list data structure, (col. 6, lines 16-18); and

"a memory board control circuit, coupled to the interface and the memory" as a SCSI port to which a plurality of disk are attached, (see col. 5, lines 20-22),

"the memory board control circuit being configured" as a disk drive in which is configured for connection to a host computer, (see col. 3, lines 33-34) to:

"receive a modify command from a processor of a data storage system through the interface" as read and write modify operation, that receive the new blocks of writing data that may occur in parallel with retrieving through the disk, (see col. 9, lines 40-63), and column 2,

Art Unit: 2172

lines 11-16, "the processor being configured to move data within the data storage system" as a means of moving the new data to the list of valid old data blocks while the obsolete data for the written blocks are removed from the list of valid old data block, (see col. 9, lines 52-54), and column 6, lines 24-27); and

"atomically modify the doubly linked list data structure in accordance with the modify command" as a means of moving the entry for a particular block in a list to the head of the list and deallocating the cache block to the last entry in the list when the cache memory becomes full, (see col. 6, lines 18-29). Mason does not explicitly disclose "provide a result to the processor of the data storage system through the interface in response to modifying the doubly linked list data structure". However, Mason discloses the use of returning the data to the host computer when all of the requested data has been successfully retrieved into cache memory, (see col. 6, lines 18-29; col. 8, lines 24-28). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify Mason's system, wherein the RAID disk provided therein (see Mason figure 6, element 407) would incorporate the use of providing the result to the process of the data storage system, because such modification would have allowed Mason's system the enhanced capability the methods and apparatus for accessing a doubly linked list in a storage system, and to provide improvement in disk array controllers systems, (see col. 1, lines 10-11).

As per claim 2, Mason discloses, "wherein the doubly linked list data structure is a doubly linked list shared data structure" as a doubly linked list holding a pointer to each cache block, (see col. 6, lines 16-18).

Art Unit: 2172

As per claim 3, Mason discloses "wherein the doubly linked list shared data structure includes multiple entries" as an LRU cache block list which is a data structure configured as a doubly linked list holding a pointer to each cache block currently allocated in the cache memory, such that when a block which is already in the queue is used, and the entry for that block in the list is moved to the head of the list, in which the entry in the list corresponding to the block which is used at the earliest time eventually moves to the last position in the list (see col. 6, lines 16-23), "wherein the modify command is a remove instruction" as part of the modify portion of the RAID level five read-modify-write operation, in which the old data blocks now present in cache memory are XORed with the parity blocks now present in cache memory to remove the old data from the parity block, (see col. 9, lines 41-44). Mason does not explicitly disclose wherein the memory board control circuit is configured to atomically modify the doubly linked list shared data structure by removing an entry from the doubly linked list shared data structure in response to the remove instruction. However, Mason states when the new data blocks are written to the physical disks, the new data blocks become, in effect, "old" data, where pointers to the cached "new" data are moved to the list of valid old data blocks, while the pointers to the now-obsolete data for the written blocks are removed from the list of valid old data blocks, (see col. 9, lines 50-55). It would have been obvious to one ordinary skill in the art at the time the invention was made to modify Mason's system, wherein the RAID level 5, provided therein (see Mason's fig. 2) would incorporate the use of removing an entry from the doubly linked list shared data structure. Such modification would provide Mason's system the enhance capability

Art Unit: 2172

of the methods and apparatus for accessing a doubly linked list in a data storage system, and to provide improvement in disk array controllers systems, (see col. 1, lines 10-11).

As per claim 4, Mason discloses "wherein the doubly linked list shared data structure includes multiple entries" as an LRU cache block list which is a data structure configured as a doubly linked list holding a pointer to each cache block currently allocated in the cache memory, and when a block which is already in the queue is used, and the entry for that block in the list is moved to the head of the list, in which the entry in the list corresponding to the block which is used at the earliest time eventually moves to the last position in the list (see col. 6, lines 16-23), "wherein the modify command is an add instruction" as write all new data which has been received into the front end cache to the data blocks to the physical disks, in which the front end cache places pointers to these blocks of cache memory on the list of valid blocks (see figure 6, element 603; col. 10, lines 12-15). Further, in column 9, lines 41-44, Mason discloses the modify portion of the RAID level five read-modify-write operation, in which the old data blocks now present in cache memory are XORed with the parity blocks now present in cache memory to remove the old data from the parity block. Mason does not explicitly disclose wherein the memory board control circuit is configured the doubly linked list shared data structure by adding an entry to the doubly linked list shared data structure in response to the add instruction. However, Mason states when the new data blocks are written to the physical disks, the new data blocks become, in effect, "old" data, where pointers to the cached "new" data are moved to the list of valid old data blocks, while the pointers to the now-obsolete data for the written blocks are removed from the list of valid old data blocks, (see col. 9, lines 50-55). It would have been

Art Unit: 2172

obvious to one ordinary skill in the art at the time the invention was made to modify Mason's system, wherein the RAID level 5, provided therein (see Mason's fig. 2) would incorporate the use of removing an entry from the doubly linked list shared data structure. Such modification would provide Mason's system the enhance capability of the methods and apparatus for accessing a doubly linked list in a data storage system, and to provide improvement in disk array controllers systems, (see col. 1, lines 10-11).

As per claim 5, Mason discloses "wherein the doubly linked list shared data structure includes multiple entries" as an LRU cache block list which is a data structure configured as a doubly linked list holding a pointer to each cache block currently allocated in the cache memory, and when a block which is already in the queue is used, and the entry for that block in the list is moved to the head of the list, in which the entry in the list corresponding to the block which is used at the earliest time eventually moves to the last position in the list (see col. 6, lines 16-23), "wherein the modify command is a move instruction" as part of the modify portion of the RAID level five read-modify-write operation, in which the old data blocks now present in cache memory are XORed with the parity blocks now present in cache memory to remove the old data from the parity block, (see col. 9, lines 41-44). Mason does not explicitly disclose wherein the memory board control circuit is configured to atomically modify the doubly linked list shared data structure by moving an entry from a first position in the doubly linked list shared data structure to a second position in the doubly linked list shared data structure in response to the move instruction. However, Mason states when the new data blocks are written to the physical disks, the new data blocks become, in effect, "old" data, where pointers to the cached "new" data

Art Unit: 2172

are moved to the list of valid old data blocks, while the pointers to the now-obsolete data for the written blocks are removed from the list of valid old data blocks, (see col. 9, lines 50-55). It would have been obvious to one ordinary skill in the art at the time the invention was made to modify Mason's system, wherein the RAID level 5, provided therein (see Mason's fig. 2) would incorporate the use of removing an entry from the doubly linked list shared data structure. Such modification would provide Mason's system the enhance capability of the methods and apparatus for accessing a doubly linked list in a data storage system, and to provide improvement in disk array controllers systems, (see col. 1, lines 10-11).

As per claim 6, Mason discloses, "and wherein the memory board control circuit is configured to provide, as the result, a series of transaction outputs respectively corresponding to the series of individual transactions" as a disk array I/O processor configured to access host data in the cache memory and in communication with the plurality of disk drives, in which the disk array I/O processor processing host I/O transactions into disk I/O transactions, (see col. 3, lines 44-51). Mason does not explicitly disclose wherein the memory board control circuit is configured to atomically modify the doubly linked list shared data structure by performing a series of individual transactions on the doubly linked list shared data structure. However, Mason states when the new data blocks are written to the physical disks, the new data blocks become, in effect, "old" data, where pointers to the cached "new" data are moved to the list of valid old data blocks, while the pointers to the now-obsolete data for the written blocks are removed from the list of valid old data blocks, (see col. 9, lines 50-55). It would have been obvious to one ordinary skill in the art at the time the invention was made to modify Mason's system, wherein the RAID

Art Unit: 2172

level 5, provided therein (see Mason's fig. 2) would incorporate the use of removing an entry from the doubly linked list shared data structure. Such modification would provide Mason's system the enhance capability of the methods and apparatus for accessing a doubly linked list in a data storage system, and to provide improvement in disk array controllers systems, (see col. 1, lines 10-11).

As per claim 7, Mason discloses "a storage system" (see col. 3, lines 44-46), comprising: "a set of storage devices" (see col. 3, lines 35-36);

"a processor which is configured to move data to and from the set of storage devices" (see col. 3, lines 44-46);

"a bus coupled to the processor" as the processors may communicate through a system bus, (see col. 7, lines 7-8); and

"a memory board that includes (i), an interface which couples to the bus" as a SCSI port to which a plurality of disk are attached, (see col. 5, lines 20-22),

- (ii) "memory which is configured to store a doubly linked list data structure" as a LRU cache memory configures to store doubly linked list data structure, (col. 6, lines 16-18); and
- (iii) "a memory board control circuit" as a disk drive in which is configured for connection to a host computer (see col. 3, lines 33-34), "coupled to the interface and the memory, the memory board control circuit being configured" as a SCSI port to which a plurality of disk are attached, (see col. 5, lines 20-22) to:

"receive a modify command from a processor of a data storage system through the interface" as read and write modify operation, that receive the new blocks of writing data that

Art Unit: 2172

may occur in parallel with retrieving through the disk, (see col. 9, lines 40-63), and column 2, lines 11-16, "the processor being configured to move data within the data storage system" as a means of moving the new data to the list of valid old data blocks while the obsolete data for the written blocks are removed from the list of valid old data block, (see col. 9, lines 52-54), and column 6, lines 24-27); and

"atomically modify the doubly linked list data structure in accordance with the modify command" as a means of moving the entry for a particular block in a list to the head of the list and deallocating the cache block to the last entry in the list when the cache memory becomes full, (see col. 6, lines 18-29). Mason does not explicitly disclose "provide a result to the processor of the data storage system through the interface in response to modifying the doubly linked list data structure". However, Mason discloses the use of returning the data to the host computer when all of the requested data has been successfully retrieved into cache memory, (see col. 6, lines 18-29; col. 8, lines 24-28). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify Mason's system, wherein the RAID disk provided therein (see Mason figure 6, element 407) would incorporate the use of providing the result to the process of the data storage system, because such modification would have allowed Mason's system the enhanced capability the methods and apparatus for accessing a doubly linked list in a storage system, and to provide improvement in disk array controllers systems, (see col. 1, lines 10-11).

Art Unit: 2172

As per claim 8, Mason discloses, "wherein the doubly linked list data structure is a doubly linked list shared data structure" as a doubly linked list holding a pointer to each cache block, (see col. 6, lines 16-18).

As per claim 9, Mason discloses "wherein the doubly linked list shared data structure includes multiple entries" as an LRU cache block list which is a data structure configured as a doubly linked list holding a pointer to each cache block currently allocated in the cache memory, such that when a block which is already in the queue is used, and the entry for that block in the list is moved to the head of the list, in which the entry in the list corresponding to the block which is used at the earliest time eventually moves to the last position in the list (see col. 6, lines 16-23), "wherein the modify command is a remove instruction" as part of the modify portion of the RAID level five read-modify-write operation, in which the old data blocks now present in cache memory are XORed with the parity blocks now present in cache memory to remove the old data from the parity block, (see col. 9, lines 41-44). Mason does not explicitly disclose wherein the memory board control circuit is configured to atomically modify the doubly linked list shared data structure by removing an entry from the doubly linked list shared data structure in response to the remove instruction. However, Mason states when the new data blocks are written to the physical disks, the new data blocks become, in effect, "old" data, where pointers to the cached "new" data are moved to the list of valid old data blocks, while the pointers to the now-obsolete data for the written blocks are removed from the list of valid old data blocks, (see col. 9, lines 50-55). It would have been obvious to one ordinary skill in the art at the time the invention was made to modify Mason's system, wherein the RAID level 5, provided therein (see

Art Unit: 2172

Mason's fig. 2) would incorporate the use of removing an entry from the doubly linked list shared data structure. Such modification would provide Mason's system the enhance capability of the methods and apparatus for accessing a doubly linked list in a data storage system, and to provide improvement in disk array controllers systems, (see col. 1, lines 10-11).

As per claim 10, Mason discloses "wherein the doubly linked list shared data structure includes multiple entries" as an LRU cache block list which is a data structure configured as a doubly linked list holding a pointer to each cache block currently allocated in the cache memory, and when a block which is already in the queue is used, and the entry for that block in the list is moved to the head of the list, in which the entry in the list corresponding to the block which is used at the earliest time eventually moves to the last position in the list (see col. 6, lines 16-23), "wherein the modify command is an add instruction" as write all new data which has been received into the front end cache to the data blocks to the physical disks, in which the front end cache places pointers to these blocks of cache memory on the list of valid blocks (see figure 6, element 603; col. 10, lines 12-15). Further, in column 9, lines 41-44, Mason discloses the modify portion of the RAID level five read-modify-write operation, in which the old data blocks now present in cache memory are XORed with the parity blocks now present in cache memory to remove the old data from the parity block. Mason does not explicitly disclose wherein the memory board control circuit is configured the doubly linked list shared data structure by adding an entry to the doubly linked list shared data structure in response to the add instruction. However, Mason states when the new data blocks are written to the physical disks, the new data blocks become, in effect, "old" data, where pointers to the cached "new" data are moved to the

Art Unit: 2172

list of valid old data blocks, while the pointers to the now-obsolete data for the written blocks are removed from the list of valid old data blocks, (see col. 9, lines 50-55). It would have been obvious to one ordinary skill in the art at the time the invention was made to modify Mason's system, wherein the RAID level 5, provided therein (see Mason's fig. 2) would incorporate the use of removing an entry from the doubly linked list shared data structure. Such modification would provide Mason's system the enhance capability of the methods and apparatus for accessing a doubly linked list in a data storage system, and to provide improvement in disk array controllers systems, (see col. 1, lines 10-11).

As per claim 11, Mason discloses "wherein the doubly linked list shared data structure includes multiple entries" as an LRU cache block list which is a data structure configured as a doubly linked list holding a pointer to each cache block currently allocated in the cache memory, and when a block which is already in the queue is used, and the entry for that block in the list is moved to the head of the list, in which the entry in the list corresponding to the block which is used at the earliest time eventually moves to the last position in the list (see col. 6, lines 16-23), "wherein the modify command is a move instruction" as part of the modify portion of the RAID level five read-modify-write operation, in which the old data blocks now present in cache memory are XORed with the parity blocks now present in cache memory to remove the old data from the parity block, (see col. 9, lines 41-44). Mason does not explicitly disclose wherein the memory board control circuit is configured to atomically modify the doubly linked list shared data structure by moving an entry from a first position in the doubly linked list shared data structure to a second position in the doubly linked list shared data structure in response to the

Art Unit: 2172

move instruction. However, Mason states when the new data blocks are written to the physical disks, the new data blocks become, in effect, "old" data, where pointers to the cached "new" data are moved to the list of valid old data blocks, while the pointers to the now-obsolete data for the written blocks are removed from the list of valid old data blocks, (see col. 9, lines 50-55). It would have been obvious to one ordinary skill in the art at the time the invention was made to modify Mason's system, wherein the RAID level 5, provided therein (see Mason's fig. 2) would incorporate the use of removing an entry from the doubly linked list shared data structure. Such modification would provide Mason's system the enhance capability of the methods and apparatus for accessing a doubly linked list in a data storage system, and to provide improvement in disk array controllers systems, (see col. 1, lines 10-11).

As per claim 12, Mason discloses, "and wherein the memory board control circuit is configured to provide, as the result, a series of transaction outputs respectively corresponding to the series of individual transactions" as a disk array I/O processor configured to access host data in the cache memory and in communication with the plurality of disk drives, in which the disk array I/O processor processing host I/O transactions into disk I/O transactions, (see col. 3, lines 44-51). Mason does not explicitly disclose wherein the memory board control circuit is configured to atomically modify the doubly linked list shared data structure by performing a series of individual transactions on the doubly linked list shared data structure. However, Mason states when the new data blocks are written to the physical disks, the new data blocks become, in effect, "old" data, where pointers to the cached "new" data are moved to the list of valid old data blocks, while the pointers to the now-obsolete data for the written blocks are removed from the

Art Unit: 2172

list of valid old data blocks, (see col. 9, lines 50-55). It would have been obvious to one ordinary skill in the art at the time the invention was made to modify Mason's system, wherein the RAID level 5, provided therein (see Mason's fig. 2) would incorporate the use of removing an entry from the doubly linked list shared data structure. Such modification would provide Mason's system the enhance capability of the methods and apparatus for accessing a doubly linked list in a data storage system, and to provide improvement in disk array controllers systems, (see col. 1, lines 10-11).

As per claim 14, Mason discloses "in a memory board of a data storage system" (see col. 3, lines 44-46), "a method for accessing a doubly linked list data structure" (col. 6, lines 7-11), the method comprising the steps of:

"receive a modify command from a processor of a data storage system through a bus of the data storage system" as read and write modify operation, that receive the new blocks of writing data that may occur in parallel with retrieving through the disk, (see col. 9, lines 40-63), and column 2, lines 11-16, "the processor being configured to move data within the data storage system" as a means of moving the new data to the list of valid old data blocks while the obsolete data for the written blocks are removed from the list of valid old data block, (see col. 9, lines 52-54), and column 6, lines 24-27); and

"atomically modify the doubly linked list data structure in accordance with the modify command" as a means of moving the entry for a particular block in a list to the head of the list and deallocating the cache block to the last entry in the list when the cache memory becomes full, (see col. 6, lines 18-29). Mason does not explicitly disclose "provide a result to the

Art Unit: 2172

processor of the data storage system through the interface in response to modifying the doubly linked list data structure". However, Mason discloses the use of returning the data to the host computer when all of the requested data has been successfully retrieved into cache memory, (see col. 6, lines 18-29; col. 8, lines 24-28). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify Mason's system, wherein the RAID disk provided therein (see Mason figure 6, element 407) would incorporate the use of providing the result to the process of the data storage system, because such modification would have allowed Mason's system the enhanced capability the methods and apparatus for accessing a doubly linked list in a storage system, and to provide improvement in disk array controllers systems, (see col. 1, lines 10-11).

As per claim 15, Mason discloses "wherein the step of atomically modifying the doubly linked list shared data structure" as a means of moving the entry for a particular block in a list to the head of the list and deallocating the cache block to the last entry in the list when the cache memory becomes full, (see col. 6, lines 18-29), and col. 9, lines 40-44, Mason discloses as part of the modify portion of the RAID level five read-modify-write operation, in which the old data blocks now present in cache memory are XORed with the parity blocks now present in cache memory to remove the old data from the parity block. Mason does not explicitly indicate wherein the step of updating, as the doubly linked list shared data structure, a doubly linked list shared data structure in an atomic manner. However, Mason indicates when the new data blocks are written to the physical disks, the new data blocks become, in effect, "old" data, where pointers to the cached "new" data are moved to the list of valid old data blocks, while the

Art Unit: 2172

pointers to the now-obsolete data for the written blocks are removed from the list of valid old data blocks, (see col. 9, lines 50-55). It would have been obvious to one ordinary skill in the art at the time the invention was made to modify the teachings of Mason with wherein the step of updating, as the doubly linked list shared data structure, a doubly linked list shared data structure in an atomic manner. Such modification would incorporate the use of updating, as the doubly linked list shared data structure, a doubly linked list shared data structure in an atomic manner, and to improve the reliability of the methods and apparatus for accessing a doubly linked list in a data storage system, and to provide improvement in disk array controllers systems, (see col. 1, lines 10-11).

As per claim 16, Mason discloses "wherein the doubly linked list shared data structure includes multiple entries" as an LRU cache block list which is a data structure configured as a doubly linked list holding a pointer to each cache block currently allocated in the cache memory, and when a block which is already in the queue is used, and the entry for that block in the list is moved to the head of the list, in which the entry in the list corresponding to the block which is used at the earliest time eventually moves to the last position in the list (see col. 6, lines 16-23), "wherein the modify command is a remove instruction" as part of the modify portion of the RAID level five read-modify-write operation, in which the old data blocks now present in cache memory are XORed with the parity blocks now present in cache memory to remove the old data from the parity block, (see col. 9, lines 41-44). Mason does not explicitly disclose wherein the step of updating the doubly linked list shared data structure including the step of removing an entry from the doubly linked list shared data structure in response to the remove instruction.

Art Unit: 2172

However, Mason states when the new data blocks are written to the physical disks, the new data blocks become, in effect, "old" data, where pointers to the cached "new" data are moved to the list of valid old data blocks, while the pointers to the now-obsolete data for the written blocks are removed from the list of valid old data blocks, (see col. 9, lines 50-55). It would have been obvious to one ordinary skill in the art at the time the invention was made to modify Mason's system, wherein the RAID level 5, provided therein (see Mason's fig. 2) would incorporate the use of removing an entry from the doubly linked list shared data structure. Such modification would provide Mason's system the enhance capability of the methods and apparatus for accessing a doubly linked list in a data storage system, and to provide improvement in disk array controllers systems, (see col. 1, lines 10-11).

As per claim 17, Mason discloses "wherein the doubly linked list shared data structure includes multiple entries" as an LRU cache block list which is a data structure configured as a doubly linked list holding a pointer to each cache block currently allocated in the cache memory, and when a block which is already in the queue is used, and the entry for that block in the list is moved to the head of the list, in which the entry in the list corresponding to the block which is used at the earliest time eventually moves to the last position in the list (see col. 6, lines 16-23), "wherein the modify command is an add instruction" as write all new data which has been received into the front end cache to the data blocks to the physical disks, in which the front end cache places pointers to these blocks of cache memory on the list of valid blocks (see figure 6, element 603; col. 10, lines 12-15). Further, in column 9, lines 41-44, Mason discloses the modify portion of the RAID level five read-modify-write operation, in which the old data blocks

Art Unit: 2172

now present in cache memory are XORed with the parity blocks now present in cache memory to remove the old data from the parity block. Mason does not explicitly disclose wherein the step of updating the doubly linked list shared data structure includes the step of adding an entry to the doubly linked list shared data structure in response to the add instruction. However, Mason states when the new data blocks are written to the physical disks, the new data blocks become, in effect, "old" data, where pointers to the cached "new" data are moved to the list of valid old data blocks, while the pointers to the now-obsolete data for the written blocks are removed from the list of valid old data blocks, (see col. 9, lines 50-55). It would have been obvious to one ordinary skill in the art at the time the invention was made to modify Mason's system, wherein the RAID level 5, provided therein (see Mason's fig. 2) would incorporate the use adding an entry to the doubly linked list shared data structure in response to the add instruction. Such modification would provide Mason's system the enhance capability of the methods and apparatus for accessing a doubly linked list in a data storage system, and to provide improvement in disk array controllers systems, (see col. 1, lines 10-11).

As per claim 18, Mason discloses "wherein the doubly linked list shared data structure includes multiple entries" as an LRU cache block list which is a data structure configured as a doubly linked list holding a pointer to each cache block currently allocated in the cache memory, and when a block which is already in the queue is used, and the entry for that block in the list is moved to the head of the list, in which the entry in the list corresponding to the block which is used at the earliest time eventually moves to the last position in the list (see col. 6, lines 16-23), "wherein the modify command is a remove instruction" as part of the modify portion of the

Page 20

Application/Control Number: 09/972,321

Art Unit: 2172

RAID level five read-modify-write operation, in which the old data blocks now present in cache memory are XORed with the parity blocks now present in cache memory to remove the old data from the parity block, (see col. 9, lines 41-44). Mason does not explicitly disclose wherein the step of updating the doubly linked list shared data structure including the step of moving an entry from a first position in the doubly linked list shared data structure to a second position in the doubly linked list shared data structure in response to the remove instruction. However, Mason states when the new data blocks are written to the physical disks, the new data blocks become, in effect, "old" data, where pointers to the cached "new" data are moved to the list of valid old data blocks, while the pointers to the now-obsolete data for the written blocks are removed from the list of valid old data blocks, (see col. 9, lines 50-55). It would have been obvious to one ordinary skill in the art at the time the invention was made to modify Mason's system, wherein the RAID level 5, provided therein (see Mason's fig. 2) would incorporate the use of moving an entry from a first position in the doubly linked list shared data structure to a second position in the doubly linked list shared data structure in response to the remove instruction. Such modification would provide Mason's system the enhance capability of the methods and apparatus for accessing a doubly linked list in a data storage system, and to provide improvement in disk array controllers systems, (see col. 1, lines 10-11).

As per claim 19, in addition to claim 18, Mason further discloses, "performing a series of individual transactions on the doubly linked list shared data structure" as an LRU cache block list may be a data structure configured as a doubly linked list holding a pointer to each cache block currently allocated in the cache memory, and when a block which is already in the queue is

Art Unit: 2172

used, and the entry for that block in the list is moved to the head of the list, in which the entry in the list corresponding to the block which is used at the earliest time eventually moves to the last position in the list (see col. 6, lines 16-23), "and wherein the step of providing the result includes the step of outputting, as the result, a series of transaction outputs respectively corresponding to the series of individual transactions" as a disk array I/O processor configured to access host data in the cache memory and in communication with the plurality of disk drives, in which the disk array I/O processor processing host I/O transactions into disk I/O transactions, (see col. 3, lines 44-51).

As per claim 21, Mason discloses "a memory board circuit" (see col. 3, lines 44-46), "for accessing a doubly linked list data structure of a data storage system" (col. 6, lines 7-11), "the memory board control circuit being mountable to a memory board" as to a plurality of disks forming a disk drive array (see col. 3, lines 35-36), the memory board control circuit comprising:

"an input port that couples to a bus of the data storage system" as a host I/O port configured for connecting to a host computer and a SCSI port interface configures to attach a plurality of disk, (see col. 3, lines 33-40; col. 5, lines 20-21), and column 7, lines 7-9;

"an output port that couples to a bus of the data storage system" as a host I/O port configured for connecting to a host computer and a SCSI port interface configures to attach a plurality of disk, (see col. 3, lines 33-40; col. 5, lines 20-21), and column 7, lines 7-9; and

"control logic, connected to the input port and to the output port" as a SCSI port to which a plurality of disk are attached, (see col. 5, lines 20-21), that is configured to:

Art Unit: 2172

"receive a modify command from a processor of a data storage system through the input port" as read and write modify operation, that receive the new blocks of writing data that may occur in parallel with retrieving through the disk, (see col. 9, lines 40-63), and column 2, lines 11-16, "the processor being configured to move data within the data storage system" as a means of moving the new data to the list of valid old data blocks while the obsolete data for the written blocks are removed from the list of valid old data block, (see col. 9, lines 52-54), and column 6, lines 24-27); and

"atomically modify the doubly linked list data structure in accordance with the modify command" as a means of moving the entry for a particular block in a list to the head of the list and deallocating the cache block to the last entry in the list when the cache memory becomes full, (see col. 6, lines 18-29). Mason does not explicitly disclose "provide a result to the processor of the data storage system through the interface in response to modifying the doubly linked list data structure". However, Mason discloses the use of returning the data to the host computer when all of the requested data has been successfully retrieved into cache memory, (see col. 6, lines 18-29; col. 8, lines 24-28). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify Mason's system, wherein the RAID disk provided therein (see Mason figure 6, element 407) would incorporate the use of providing the result to the process of the data storage system, because such modification would have allowed Mason's system the enhanced capability the methods and apparatus for accessing a doubly linked list in a storage system, and to provide improvement in disk array controllers systems, (see col. 1, lines 10-11).

Art Unit: 2172

As per claim 22, Mason discloses, "wherein the doubly linked list data structure is a doubly linked list shared data structure" as a doubly linked list holding a pointer to each cache block, (see col. 6, lines 16-18).

7. Claims 13 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 5,884,098 issued to Mason, Jr. ("hereinafter Mason") in view of European Patent (EP) 0114190 A2 issued to Hartung ("hereinafter Hartung").

As per claim 13, Mason discloses, "wherein the series of transaction outputs provided by the memory board control circuit includes a first transaction output and a second transaction output" as the host I/O processor is responsible for receiving commands (input) from the host computer to the RAID array and transferring data and command status responses (output) from the RAID array back to the host computer, (see col. 2, lines 3-6); "wherein the processor is configured to (i) generate a pseudo transaction output based on the first transaction output" as a host I/O processor in communication with the host I/O port and configured to perform I/O transactions with the host computer through the host I/O pert, (see col. 3, lines 38-40). Mason does not explicitly disclose compare the pseudo transaction output to the second transaction output in order to error check operation of the memory board. However, Hartung discloses parity error checking on the quality of data transfer, (see Hartung page 21, lines 21-36), and page 26, lines 4-5. It would have been obvious to one ordinary skill in the art at the time the invention was made to modify Mason with Hartung to error check. Such modification would allow the teachings of Mason and Hartung to improve the reliability of the methods and apparatus for

Art Unit: 2172

accessing a doubly linked list in a data storage system, and to provide fast access to data, (see Hartung page 1, lines 10-11).

As per claim 20, Mason discloses, "wherein the series of transaction outputs provided by the memory board control circuit includes a first transaction output and a second transaction output" as the host I/O processor is responsible for receiving commands (input) from the host computer to the RAID array and transferring data and command status responses (output) from the RAID array back to the host computer, (see col. 2, lines 3-6); and wherein the method further comprises the step of:

"generation of a pseudo transaction output based on the first transaction output" as a host I/O processor in communication with the host I/O port and configured to perform I/O transactions with the host computer through the host I/O pert, (see col. 3, lines 38-40). Mason does not explicitly disclose "performing and error handling routine in response to an error message from the processor resulting from" and "a comparison of the pseudo transaction output to the second transaction output in order to error check operation of the memory board".

However, Hartung discloses "performing and error handling routine in response to an error message from the processor resulting from" as a means of using unit 10 with access to the data in error being controlled in accordance with error recovery procedures, (see Hartung page 9, lines 30-32), and "a comparison of the pseudo transaction output to the second transaction output in order to error check operation of the memory board" as parity error checking on the quality of data transfer, (see Hartung page 21, lines 21-36). It would have been obvious to one ordinary skill in the art at the time the invention was made to modify Mason with Hartung to error check.

Page 25

Application/Control Number: 09/972,321

Art Unit: 2172

Such modification would allow the teachings of Mason and Hartung to improve the reliability of the methods and apparatus for accessing a doubly linked list in a data storage system, and to provide fast access to data, (see Hartung page 1, lines 10-11).

#### **Prior** Art

8. The prior art of record and not relied on upon is considered pertinent to applicant's disclosure. Hartung, Michael Howard U.S. Patent No. 4,638,425 relates to controlling data stored therein. Shealy U.S. Patent No. 5,950,211 relates to computer software diagnosis.

Dunham U.S. Patent No. 6,269,431 relates to computer data storage backup. Dunham U.S. Patent No. 6,353,878 relates to computer data storage backup.

Art Unit: 2172

### **Contact Information**

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jean B Fleurantin whose telephone number is 703-308-6718. The examiner can normally be reached on 7:30-6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mr. REENE JOHN E can be reached at (703) 305-9790. The fax phone number for the organization where this application or proceeding is assigned is 703-746-7239.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-3900.

Jean Bolte Fleurantin

January 16, 2004